This repository contains the design and verification of a sequential 4-bit adder. The verification environment is built from scratch using the Universal Verification Methodology (UVM) in SystemVerilog ...