Abstract: This paper presents a novel asynchronous sequential logic circuit neuron model, the nonlinear dynamics of which is described by an asynchronous cellular automaton. As a novel theoretical ...

Wire delay is beginning to dominate gate delay in current CMOS technologies. According to Moore’s Law by 2016 CMOS feature size should be on the order of 22 nm with clock frequencies reaching around ...