This project implements an 8-bit signed Booth multiplier in Verilog, capable of multiplying two signed integers and producing a 16-bit signed product. It follows Booth's Algorithm for signed binary ...

This repository contains the RTL design and verification environment for a multi-cycle 16-bit signed multiplier. The architecture implements Booth's algorithm to efficiently handle two's complement ...