This tutorial introduces the use of Cadence for schematic capture, simulation, layout, and post-layout verification. In this tutorial, the Calibre tool is employed for Design Rule Checking (DRC), ...

(This is the version for Spring 2024. If you access this later, the information might be outdated!) In this course's lab tasks you’ll use a professional ASIC layout tool to conduct simulations of ...