I design in HDL for FPGAs (and rarely ASICs). Unfortunately for me, verification and system-level design languages are going down the "object" path (SystemC, System Verilog, etc.) So it's past time ...