Ahstract-A novel hybrid-CMOS logic-style full adder design is presented in this study. To achieve good performance low-energy operations served as the basis for our study into hybrid-CMOS design.